Taipei, Thursday, Apr 25, 2024, 16:51

Technology Front

Low-Voltage 64 Megabit Serial Quad I/O SuperFlash Memory from Microchip

Published: Sep 06,2017

410 Read

A new 1.8V Serial Quad I/O SuperFlash memory device is now available from Microchip Technology Inc. The SST26WF064C, a low-voltage 64 megabit device, combines Dual Transfer Rate (DTR) with proprietary SuperFlash NOR Flash technology.

More on This

Industry’s Lowest-power LoRa System-in-Package Family

Microchip Technology introduced a highly integrated LoRa System-in-Package (SiP) family with an ultra-low-power 32-bit microcontroller (MCU)...

Industry’s Smallest Multi-output MEMS Clock Generator Offers Up to 80% Board Space Savings

Microchip Technology announced the industry’s smallest MEMS clock generator. This new device can replace up to three crystals and oscillators on a board...

DTR gives customers the ability to output data on both edges of the clock, which reduces overall data access time and power consumption. SuperFlash technology also reduces power consumption by providing the industry’s fastest erase times. Typical chip erase time for the SST26WF064C is between 35 and 50 milliseconds (ms), whereas competitive Flash devices take more than 30 seconds to erase.

The SST26WF064C also comes with a hardware-controlled reset functionality enabling a robust device reset. Most serial Flash devices in the market do not support a hardware reset function due to pin count limitations on the package. With this Microchip device, customers have the option to reconfigure the HOLD# pin for this reset function.

Operating at frequencies reaching 104 MHz, the device enables minimum latency execute-in-place (XIP) capability without the need for code shadowing on Static Random Access Memory (SRAM). The new device utilizes a 4-bit multiplexed I/O serial interface to boost performance while maintaining the compact form factor of standard serial Flash devices. The SST26WF064C also supports full command-set compatibility to the traditional Serial Peripheral Interface (SPI) protocol.

Microchip’s high-performance SuperFlash technology also means the device is based on a proprietary split-gate Flash memory cell, giving additional capabilities such as high endurance cycling of up to 100,000 erase/write cycles, data retention of over 100 years and the industry’s fastest erase times.

comments powered by Disqus