News
What is TSMC’s SoIC?
By Korbin Lan
Published: Oct 23,2018
TAIPEI, Taiwan - Recently, Taiwan Semiconductor Manufacturing Company Limited (TSMC) has mentioned a new technology multiple times – “System-on-Integrated-Chips (SoIC),” and at its Q3 earnings conference , they gave a more specific time table for mass production. TSMC estimates that in 2021 their SoIC technology will go into mass production.
ITRI and TSMC Announces a New SOT-MRAM Technology at VLSI 2020
TAIPEI, Taiwan – Taiwan’s ITRI(Industrial Technology Research Institute) announced a world-leading SOT-MRAM technology which is co-developed with TSMC...
TSMC to Kick off Mass Production of Intel CPUs in 2H21, Says TrendForce
TAIPEI, Taiwan - Intel has outsourced the production of about 15-20% of its non-CPU chips, with most of the wafer starts for these products assigned to TSMC and UMC...
What exactly is SoIC? According to TSMC’s previous descriptions on technical forums, SoIC is a type of innovative multi-chip stacking technology, which can be used to carry out wafer-bonding in the manufacture of chips which are 10nm and less. The technology has a bonding structure without protrusion which gives it higher performance.
Therefore, from the description, it is a type of wafer-on-wafer bonding technology. Currently TSMC is collaborating on this with EDA tool vendors to introduce design and verification tools for manufacturing technology.
More specifically, it may be a type of 3D IC manufacturing technology, and it is possible that it will enable TSMC to directly produce 3D ICs for their customers. This technology would not only maintain Moore’s Law, but also could be expected to bring about further breakthroughs in the performance of single chips.
The key to developing this technology is achieving a joint structure without protrusions; therefore, it is very likely that through-silican vias (TSV) technology is being utilized to directly communicate to multiple chip layers through very small pores.
However, even more amazingly, TSMC’s SoIC technology can be used in 10nm and below manufacturing, meaning that chips in the future can be close to the same volume, which will more than double their performance capabilities. As a result, even TSMC themselves are very optimistic about this manufacturing technology.
(TR/ Phil Sweeney)
CTIMES loves to interact with the global technology related companies and individuals, you can deliver your products information or share industrial intelligence. Please email us to en@ctimes.com.tw
6643 viewed