Taipei, Saturday, Nov 23, 2024, 12:32

News

Synopsys and TSMC Collaborate to Enable High-end SoCs Design with Certified Solutions on N5 and N6

Published: May 19,2020

Synopsys announced certification of its digital and custom design platforms for TSMC's N6 and N5 process technologies. Synopsys' long-term collaboration with TSMC has resulted in accelerating next-generation product design for key vertical markets, including high-performance computing (HPC), mobile, 5G, and AI chip designs.

More on This

ITRI and TSMC Announces a New SOT-MRAM Technology at VLSI 2020

TAIPEI, Taiwan – Taiwan’s ITRI(Industrial Technology Research Institute) announced a world-leading SOT-MRAM technology which is co-developed with TSMC...

TSMC to Kick off Mass Production of Intel CPUs in 2H21, Says TrendForce

TAIPEI, Taiwan - Intel has outsourced the production of about 15-20% of its non-CPU chips, with most of the wafer starts for these products assigned to TSMC and UMC...

This achievement is the result of an extensive, multi-year collaboration to deliver optimized design solutions that accelerate the path to next-generation designs with innovations providing improvements in power savings and design performance. Synopsys' collaboration with TSMC also extends to 3DIC process technologies, which include CoWoS, InFO, and TSMC-SoIC that enable scalable integration for achieving greater functionality and enhanced system performance.

"TSMC works closely with ecosystem partners to ensure that semiconductor designers can meet next-generation requirements for performance and low power in high-growth markets using TSMC's latest process technologies," said Suk Lee, senior director of the Design Infrastructure Management Division at TSMC. "We look forward to continuing our joint efforts with Synopsys to help our mutual customers unleash their silicon innovations for high-performance computing, mobile, 5G, and AI applications."

Certified innovations in multiple Synopsys design tools for HPC and mobile design flows enable designers to take full advantage of TSMC's N6 and N5 process technologies that enhance density, operating frequency, and power consumption. Tools also have been improved to support ultra-low VDD requirements for low power consumption mobile and 5G designs.

As part of the design flow platform certification, results from Synopsys StarRC and PrimeTime signoff solutions were rigorously compared to implementation results. PrimeTime timing reports were also well compared to the golden HSPICE results, to successfully achieve design flow correlation targets that will improve design convergence and shorten overall time-to-market.

"Synopsys' expertise in delivering integrated flows from front-end, physical implementation and signoff combined with TSMC's leadership in process technology, drives the next generation of design innovations in fast-growing markets such as 5G, AI and HPC," said Charles Matar, senior vice president of System Solutions and Ecosystem Enablement for the Design Group at Synopsys. "With the TSMC-certified Synopsys design tools, we can provide our customers with a platform that can take full advantage of TSMC's advanced technologies with improved performance, power and scaling."

CTIMES loves to interact with the global technology related companies and individuals, you can deliver your products information or share industrial intelligence. Please email us to en@ctimes.com.tw

1059 viewed

comments powered by Disqus