Article
Synopsys, TSMC Collaborate to Develop DesignWare Foundation IP for TSMC 40nm LP eFlash Processes
Published: Sep 13,2017Synopsys today announced its collaboration with TSMC to develop foundry-sponsored DesignWare Foundation IP, including logic libraries and embedded memories, for TSMC's 40-nanometer (nm) ultra-low power (ULP) eFlash and 40-nm low-power (LP) eFlash processes.
Sorry, your permission level is not enough, can’t read this article, please Log in or register as CTIMES member for free, CTIMES membership privileges as following table:
| Membership Level | Permissions of news | Permissions of articles | permissions of Publications |
| Visitors | 10 news in 30 days | None | Pay to download |
| Register Member | No Limit | 10 articles in 30 days | Pay to download |
| VIP member | No Limit | 20 articles in 30 days | Pay to download |
| Subscribed Member | No Limit | No Limit | Have special discount |
2089 Read
Top Stories
Related Articles
Imec Presents Alternative Metals in Advanced Interconnect and Contact Schemes As a Path to 2nm Nodes
comments powered by Disqus
Copyright c 1999-2015 Powered by O3
Address: Rm. A204, No. 287-2, Sec. 3, Chengde Rd., Datong Dist., Taipei City , Taiwan (R.O.C.)
Phone:+886 2 2585-5526
E-Mail:en@ctimes.com.tw
Address: Rm. A204, No. 287-2, Sec. 3, Chengde Rd., Datong Dist., Taipei City , Taiwan (R.O.C.)
Phone:+886 2 2585-5526
E-Mail:en@ctimes.com.tw