Article
Andes Launches First DSP Instruction Set for RISC-V Multi-Core Processors to Challenge the HPC Marke
By Korbin Lan
Published: Apr 22,2019
TAIPEI, Taiwan - Leading up to the RIC-V forum, RISC-V CON, which will be held in Hsinchu on May 9, Andes Technology Corporation on April 19 hosted an explanatory press conference for new processor products and ecosystem services. Their new products will include the first RISC-V processor of its kind with a DSP instruction set (A25MP/AX25MP), which can provide more than twice the operating performance of their competitors, and it is a computational tool for handling artificial intelligence applications.
Sorry, your permission level is not enough, can’t read this article, please Log in or register as CTIMES member for free, CTIMES membership privileges as following table:
| Membership Level | Permissions of news | Permissions of articles | permissions of Publications |
| Visitors | 10 news in 30 days | None | Pay to download |
| Register Member | No Limit | 10 articles in 30 days | Pay to download |
| VIP member | No Limit | 20 articles in 30 days | Pay to download |
| Subscribed Member | No Limit | No Limit | Have special discount |
3523 Read
Top Stories
comments powered by Disqus






