Taipei, Friday, Mar 29, 2024, 22:53

Technology Front

New Alliance Memory High-Speed CMOS PSRAMs Offer 8Mb to 128Mb in 48/49-Ball FPBGA Packages

Published: Oct 25,2018

1810 Read

Alliance Memory introduced a new family of high-speed CMOS pseudo SRAMs (PSRAMs) with densities from 8Mb to 128Mb in 6.0 mm x 7.0 mm x 1.0 mm 48-ball FPBGA and 4.0 mm by 4.0 mm by 1.0 mm 49-ball FPBGA packages. The devices combine the most desirable features of SRAMs and DRAMs to provide designers with easy-to-use, low-power, and cost-effective memory solutions for wireless, automotive, networking, and industrial applications.

More on This

Alliance Memory Expands Low-Power SDRAM Portfolio

Alliance Memory announced that its SDRAM portfolio now features a wide variety of components that combine low power cons...

Alliance Memory Launches New 256Mb High-Speed CMOS SDRAMs in the 54-Pin TSOP II Package

Alliance Memory extended its offering of 256Mb high-speed CMOS SDRAMs with new x8 and x4 devices in the 54-pin 400-mil plastic TSOP II package...

Featuring high-density DRAM cores with SRAM interfaces and on-chip refresh circuits for refresh-free operation, the devices released today provide the high bandwidth and the low power necessary to replace SRAMs in portable electronics such as mobile phones and PDAs, or to serve as companion chips to burst NOR Flash applications.

The interfaces of the AS1C1M16PL-70BIN, AS1C1M16P-70BIN, AS1C2M16P-70BIN, AS1C512K16PL-70BIN, and AS1C512K16P-70BIN are compatible with asynchronous type SRAMs. The AS1C4M16PL-70BIN and AS1C8M16PL-70BIN CellularRAM PSRAMs feature a multiplexed address/data bus for greater bandwidth. The devices support asynchronous and burst operation, and feature read or write burst lengths of 4, 8, 16, or 32 words, or continuous burst.

Available in industrial temperature ranges, the PSRAMs offer fast access speeds of 70s and operate from a single power supply of 1.7V to 1.95V or 2.6V to 3.3V. Additional power-saving features include auto temperature-compensated self-refresh (ATCSR), partial array self-refresh (PASR), and a deep power down (DPD) mode.

comments powered by Disqus