Taipei, Saturday, Sep 28, 2024, 11:23

Technology Front

Renesas Demonstrates Database Search Engine with Xilinx's FPGA Processor

Published: Apr 27,2015

2072 Read

Renesas Electronics Corporation announced it is demonstrating its Deterministic Deep Database Search Engine interoperating with Xilinx's FPGA-based packet processor at Japan Week 2015. Developed in close collaboration with Xilinx, this solution supports up to 200 Gbps of packet processing and includes advanced classification capabilities with over one million rules for application identification and access control lists to address the explosion of traffic and data generated by the Internet of Things (IoT) sensors and devices.

More on This

Renesas Launches New General-Purpose 64-Bit RZ/G2L Group of MPUs

Renesas Electronics announced the expansion of its RZ/G2 general-purpose 64-bit microprocessors (MPUs), delivering improved AI processing for a wide range of applications...

Renesas Collaborates With Microsoft to Accelerate Connected Vehicle Development

Renesas Electronics announced its collaboration with Microsoft to accelerate the development of connected vehicles. Renesas’ R-Car Starter Kit...

“The new platform will combine the benefits of our network search engine with Xilinx's flexible SDNet-based packet processor and reference designs to provide customers with an easy-to-implement, customizable solution for IoT network infrastructure that allows them to accelerate their time to market,” said Ichiro Tomioka, Vice President, Chief of OA & ICT Business Division, Renesas Electronics Corporation.

The Renesas S-series network search engine (R8A20686BG) provides two high-speed Interlaken Look-Aside ports and two independent memory banks enabling multi-threaded configurations. Based on over ten years of Renesas' extensive experience in ternary content addressable memory (TCAM) technology, the search database is fully scalable, while throughput and latency remain deterministic without the need for software realignment.

Xilinx's SDNet development environment allows the generation of flexible programmable packet processors on an FPGA and scales performance of individual packet processing threads from 1 Gbps to 100Gbps and beyond. The Xilinx packet processor enables access to any number of fields in the packet header or payload.

“As the deployment of Network Functions Virtualization (NFV) solutions begins, the unique capability of Xilinx's in-service programmable packet processing, combined with dynamic NSE database table management, will simplify configuration and management of network equipment for IoT traffic processing,” said Hemant Dhulla, Vice President of Wired and Data Center Communications at Xilinx.

comments powered by Disqus