Taipei, Thursday, Oct 24, 2017, 12:04

News

Andes and M31 Collaborated on Optimal Power Efficiency CPU Implementation for IoT SoC Market

Published: Jun 15,2017

HSINCHU, Taiwan – Andes Technology Corporation and M31 Technology today jointly announced that AndesCore N705 CPU had adopted M31’s low-power silicon IPs and Power Management Kit (PMK) to provide a very low power consumption CPU solution for SoC design in IoT and related low power applications.

More on This

M31 and Corigine Launch the World's First 28nm USB-IF Certified Superspeed+ USB 3.1 Gen 2 IP

M31 Technology Corporation, a global Silicon Intellectual Property (IP) boutique, today announced that Corigine’s USB 3...

M31 Deploys a Full Range of IP for TSMC 16nm FFC Process

HSINCHU, Taiwan - H.P. Lin, Chairman of M31 Technology today announced that it deploys a full range of silicon IP in TSMC's 16nm FFC (FinFET Compact) process technology...

The AndesCore N705 is a 32-bit low-power small-gate-count CPU IP core, a member of AndesCore processor families from Andes Technology. Designed with the AndeStar V3m architecture and a 2-stage pipeline, N705’s dynamic power consumption is less than 60% and its power efficiency is more than two times of the same class of product on the market. It also supports features like PowerBrake and FlashFetch for additional power management and performance improvement.

Under this cooperation, M31 provides further low-power IP solutions in 40nm process technology. These IPs including “Low Power Cell Library” and “Green Memory Compiler” for Andes N705 CPU at the physical implementation level.

“AndesCore N705 is well suited for SoC designs on IoT, biomedical, wearable and intelligent home appliances because its architecture was specifically designed to deliver high performance at very low power consumption.” said Dr. Charlie Su, Andes Technology CTO and Senior Vice President of R&D.

“With M31’s low-power IP solution and Power Management Kit, it is able to reduce static power consumption by 50% from Clock-Gating mode to State Retention mode, and to reduce additional 75% from State Retention mode to Power-gating mode”.

“Together, the Power Management modes, the Dynamic Voltage and Frequency Scaling (DVFS), the Low Power Cell Libraries and Memories, and N705’s power efficient architecture make possible this impressive advancement for ultra-low power processor implementation,” he said.

“As the requirements for the standby time and the operating time are ever-increasing in each new generation of battery-powered devices, we will continue cooperating on the low power technologies to provide comprehensive solutions for the industry.”

Willis Shih, RD VP of M31 Technology, stated, “M31 is very glad to cooperate again with Andes Technology. M31’s low-power silicon IPs and Power Management Kit (PMK) provide a total solution for SoC design whether on dynamic power comsumption or on static power comsumption. These low power consumption features are particularly applicable for the IoT and wearable products market; helping enhancing customer competency and to satisfying the overall design requirements on IoT applications, such as low power consumption, low cost, and power management goals.”

“In the future, M31 will continue its IP development and validation in advanced process technologies to provide distinctive silicon IP to the worldwide chip design community. These IP solutions will satisfy customer SoC design on various low voltage supply and low power consumption , in order to help customers grasp market opportunities through short design cycles, low manufacturing cost, and high product competitiveness.”

CTIMES loves to interact with the global technology related companies and individuals, you can deliver your products information or share industrial intelligence. Please email us to en@ctimes.com.tw

430 viewed

comments powered by Disqus