Industrial 3D printers are slated to grow 27% in 2017, lifted by sales by Hewlett-Packard, according to the Information Network, a New Tripoli-based market research company...
U.S. semiconductor chemical suppliers lost market share to Japanese and European competitors in every major segment over the past decade...
“Advanced wafer-level packaging technologies hold the key to meeting future technology needs, from mobile devices to automotive applications, to those required for enabling the IoT,” noted Dr. Robert Castellano, [resident of The Information Network. “Flip chip technology is slowly replacing wire bonding for many high-performance chips, and wafer level packaging (WLP) is replacing flip chip.”
To meet the needs of thinner mobile devices, fan-out WLP (FO-WLP) enables redistribution of I/Os beyond the chip footprint, differing from Fan-in WLP in several key areas. One major advantage of FO-WLP, especially in mobile applications, is that the elimination of the substrate reduces the vertical footprint by an average of 40% compared with Fan-in WLP, enabling thinner products or making it possible to stack more components in the same form factor.
The elimination of the interposer and TSVs also provides a cost reduction and eliminates concerns on the effects of TSVs on electrical behavior. The reduced path to the heat sink also helps improve thermal performance.
CTIMES loves to interact with the global technology related companies and individuals, you can deliver your products information or share industrial intelligence. Please email us to firstname.lastname@example.org
- 1NDRC and Samsung Are Said to Be Signing MOU, which Could Moderate DRAM Price Rises, Says TrendForce
- 2Winbond: DRAM and Flash to Remain Stable in 2018
- 3Groundbreaking for TSMC 5nm Factory Estimated for 2020
- 4Shipments of Gaming Monitors to Grow by 40% in 2018, Says TrendForce
- 5Innolux’s AM miniLED Panels to be Mass Produced in Two Years