TAIPEI, Taiwan - Advanced Semiconductor Engineering, Inc. was today recognized by Thomson Reuters as a 2018 Top 100 Global Technology Leader...
TAIPEI, Taiwan - The ASE Group is the largest semiconductor packaging manufacturer globally and will expand their high-e...
The solution consists of the SiP-id (System-in-Package - intelligent design) design kit, an enhanced reference flow including IC packaging and verification tools from Cadence, and a new methodology that aggregates the requirements of wafer-, package- and system-level design into a unified and automated flow. By deploying the SiP-id methodology, designers can reduce design iterations and greatly improve throughput as compared to existing advanced packaging
To provide a more holistic approach to the design and verification of SiP and advanced fan- out packages, ASE and Cadence collaborated closely to develop a design kit, methodology, and streamlined and automated reference flow using enhanced Cadence IC packaging and verification tools, all tailored for ASE’s advanced IC package technologies. In a typical use case with high-pin-count dies, packaging engineers using SiP-id and the accompanying reference flow and methodology were able to reduce time from more than six hours to only 17 minutes, compared to existing tools with manual operation.
“As the leader in System-in-Package technology, ASE has been augmenting our design and manufacturing services by building a SiP ecosystem with partners across the entire supply chain including EDA providers,” said C. P. Hung, vice president, Corporate R&D, ASE Group.
“SiP-id is a prime example of the successful collaboration between ASE and Cadence that achieved optimal results through the mutual sharing of technology and experiences. Ultimately, we aim to offer our customers a set of efficient EDA tools to design more complex chips using ASE’s advanced package and system-level technologies and help them speed up time to market,” he added.
“More and more of our customers are looking at multi-die advanced-package technologies to solve their next- generation design challenges,” said Tom Beckley, senior vice president and general manager of the Custom IC & PCB Group at Cadence. “Advanced packaging extends Moore’s Law and plays directly into our System Design Enablement strategy, so collaborating with ASE to fulfill their vision for SiP is a natural fit for us. We expect the results of this effort to mutually benefit Cadence and ASE customers by providing a methodology optimized for SiP design.”
CTIMES loves to interact with the global technology related companies and individuals, you can deliver your products information or share industrial intelligence. Please email us to firstname.lastname@example.org
- 1Demand for Driverless Cars and Smart Driver Assistance Systems Expands Facial Recognition Applicatio
- 2NDRC and Samsung Are Said to Be Signing MOU, which Could Moderate DRAM Price Rises, Says TrendForce
- 3Winbond: DRAM and Flash to Remain Stable in 2018
- 4They Are Resources, Not Trash! Implementing a Circular Economy with E-Sources
- 5Groundbreaking for TSMC 5nm Factory Estimated for 2020