Taipei, Friday, Mar 29, 2024, 00:58

News

Altera and TSMC Collaborate on Arria 10 FPGAs and SoCs

Published: Apr 21,2014

HSINCHU, Taiwa– Altera Corporation and TSMC today announced the two companies have worked together to bring TSMC’s patented, fine-pitch copper bump-based packaging technology to Altera’s 20 nm Arria 10 FPGAs and SoCs. Altera is the first company to adopt this technology in commercial production.

More on This

ITRI and TSMC Announces a New SOT-MRAM Technology at VLSI 2020

TAIPEI, Taiwan – Taiwan’s ITRI(Industrial Technology Research Institute) announced a world-leading SOT-MRAM technology which is co-developed with TSMC...

TSMC to Kick off Mass Production of Intel CPUs in 2H21, Says TrendForce

TAIPEI, Taiwan - Intel has outsourced the production of about 15-20% of its non-CPU chips, with most of the wafer starts for these products assigned to TSMC and UMC...

“TSMC has provided a very advanced and robust integrated package solution for our Arria 10 devices, the highest-density monolithic 20 nm FPGA die in the industry,” said Bill Mazotti, vice president of worldwide operations and engineering at Altera.

“Leveraging this technology is a great complement to Arria 10 FPGAs and SoCs and helps us address the packaging challenges at the 20 nm node.”

TSMC’s leading-edge flip chip BGA package technology is ble to accommodate very high bump counts as required by high-performance FPGA products. It also provides excellent bump joint fatigue life, improved performance in electro-migration current and low stress on the ELK (Extra Low-K) layers, all highly critical features for products employing advanced silicon technologies.

“TSMC’s copper bump-based package technology provides excellent value for small bump pitch (<150µm) advanced silicon products featuring ELK,” said David Keller, senior vice president, business management, TSMC North America.

“We are pleased that Altera is adopting this highly integrated packaging technology.”

Altera is shipping Arria 10 FPGAs based on TSMC 20SoC process technology and featuring this innovative packaging technology. Arria 10 FPGAs and SoCs provide the FPGA industry’s highest density in a single monolithic die and up to 40 percent lower power than the previous 28 nm Arria family.

TSMC’s copper bump-based package technology is scalable and ideal for products that feature large die size and small bump pitch. It includes a DFM/DFR implementation from TSMC that adjusts package design and structure for wider assembly process windows and higher reliability. The technology has demonstrated better than 99.8% production-level assembly yields.

CTIMES loves to interact with the global technology related companies and individuals, you can deliver your products information or share industrial intelligence. Please email us to en@ctimes.com.tw

6960 viewed

Most Popular

comments powered by Disqus