White Paper－Optimizing PCB Layout
In a previously published article, , the impact of parasitics on performance was discussed. The eGaN FET outperformed lower voltage
rated MOSFETs by combining low figure of merit, low package parasitics, and low loop inductance. For the eGaN FET, the PCB layout domi
nated the parasitics when employing a conventional PCB Layout. This white paper will explore the optimization of PCB layout for an eGaN
FET based point of load (POL) buck converter, comparing the conventional designs and proposing a new optimal layout to further reduce parasitics.
The optimal layout will provide improved efficiency, faster switching speeds, and reduced device voltage overshoot compared to conventional designs.
The eGaN FET based POL buck converters operate at a switching frequency of 1 MHz, an input voltage range of 12-28 V, an output voltage of 1.2 V, and an output current up to 20 A.
- Published: Apr 25,2014
- Language: 英文
- Size: 0B
- 1Data Sheet - 34AA04 4K I2C Serial EEPROM with Software Write-Protect
- 2Datasheet－LP8755 Multi-Phase 6-Core Step-Down Converter
- 3Datasheet－DUSLIC-xT：Lantiq‘s Next Generation Voice CPE Solution
- 4Datasheet－MCP19114/5：Digitally Enhanced Power Analog Synchronous Low-Side PWM Controller
- 5Data sheet－MAX11905：20-Bit, 1.6Msps, Low-Power, Fully Differential SAR ADC