News
TSMC's 5nm Process Scheduled to Enter Risk Production in 2019
By Korbin Lan
Published: Feb 24,2017
TAIPEI, Taiwan - TSMC Co-CEO Mark Liu said yesterday that TSMC will take the lead in providing the 5nm node process technology. The company is officially entering the technology development stage and scheduled to enter risk production in the first half of 2019, at least six months ahead of original schedule.
ITRI and TSMC Announces a New SOT-MRAM Technology at VLSI 2020
TAIPEI, Taiwan – Taiwan’s ITRI(Industrial Technology Research Institute) announced a world-leading SOT-MRAM technology which is co-developed with TSMC...
TSMC to Kick off Mass Production of Intel CPUs in 2H21, Says TrendForce
TAIPEI, Taiwan - Intel has outsourced the production of about 15-20% of its non-CPU chips, with most of the wafer starts for these products assigned to TSMC and UMC...
Mark Liu yesterday said in TSMC’s annual supply chain management forum. Liu pointed out that TSMC is very optimistic about technology development based on the Moore's Law.
In the 7-nanometer process, TSMC will enter the risk production in the end of the first quarter of this year, is expected to enter mass production in 2018. In addition, TSMC will also launch enhanced version of 7nm technology with importing EUV equipment.
As for the 3-nanometer technology, Liu said that TSMC's 3nm technology is in the technology roadmapping stage and had invested in hundreds of engineers to do it. Meanwhile the company is also evaluating the appropriate production site.
CTIMES loves to interact with the global technology related companies and individuals, you can deliver your products information or share industrial intelligence. Please email us to en@ctimes.com.tw
1776 viewed
Top Stories
Most Popular
Related News
Address: Rm. A204, No. 287-2, Sec. 3, Chengde Rd., Datong Dist., Taipei City , Taiwan (R.O.C.)
Phone:+886 2 2585-5526
E-Mail:en@ctimes.com.tw